MC14013BCP dual type D flip­flop IC

PDIP­14 P SUFFIX CASE SOIC­14 D SUFFIX CASE 14 14013B AWLYWW MC14013BCP AWLYYWW
Static Operation Diode Protection on All Inputs Supply Voltage Range = 3.0 Vdc to 18 Vdc Logic Edge­Clocked Flip­Flop Design Logic state is retained indefinitely with clock level either high or low; information is transferred to the output only on the positive­going edge of the clock pulse Capable of Driving Two Low­power TTL Loads or One Low­power Schottky TTL Load Over the Rated Temperature Range Pin­for­Pin Replacement for CD4013B

MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)
Symbol VDD Vin, Vout Iin, Iout PD TA Tstg TL Parameter DC Supply Voltage Range Input or Output Voltage Range (DC or Transient) Input or Output Current (DC or Transient) per Pin Power Dissipation, per Package (Note 3.) Ambient Temperature Range Storage Temperature Range Lead Temperature (8­Second Soldering) Value ­0.5 to VDD +150 260 Unit °C A WL, L YY, Y WW, W

TSSOP­14 DT SUFFIX CASE SOEIAJ­14 F SUFFIX CASE 1 = Assembly Location = Wafer Lot = Year = Work Week

2. Maximum Ratings are those values beyond which damage to the device may occur. 3. Temperature Derating: Plastic “P and D/DW” Packages: ­ 7.0 mW/_C From To 125_C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high­impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS v (Vin or Vout) v VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.

1. For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

* Product Images are shown for illustrative purposes only and may differ from actual product.